MBMap Registry
  1. Devices
  2. Unipi Technology
  3. Neuron xS10

Unipi Technology Neuron xS10 Modbus register map

Unipi Neuron xS10 I/O extension module: 16 digital inputs, 8 relay outputs

  • Official
  • 181 registers
  • Modbus RTU
  • Revision 3 · 2026-11-10

Official: Written from the manufacturer's documentation, but not tested on a device yet. Check the map against the manufacturer's documentation before you write to a live device. Tested it? Report a test.

Download .mbmap.json Raw JSON View on GitHub Suggest a correction Report a problem

Communication

Protocol
Modbus RTU
Unit ID
1default
Serial
9600 8E1 · 9600 baud, 8 data bits, even parity, 1 stop bit defaults
Byte / word order
ABCD · bytes big-endian, words high first
Addresses
0-based

Connection values are defaults: the device may be configured differently.

Map

Registers
126 holding registers, 55 coils
Groups
9
Translation tables
1
Revision
3 · 2026-11-10
Added
()
File
maps/unipi/xs10.mbmap.json · 28 KB · history
SHA-256
b63976e6c3600692c46db0810b6f805c85b4837a80868b6262693e50e4c5d0f2
Manufacturer
www.unipi.technology

Sources and notes

Source: neuron_xs10_modbus_map.xlsx, Unipi knowledge base page https://kb.unipi.technology/en:hw:04-extensions:downloads

  • The spreadsheet is titled Neuron xS10: the xS modules are the extensions of the Unipi Neuron controllers. Unipi also publishes per-model holding-register maps for the xS series (xS11, xS51-xS54), which are separate files.
  • Addresses are those of the column 'Via Unit 1' (the module addressed directly, group 1). The column 'Via Unit 0' gives the same address for the shared registers but has no entries for the RS485 configuration registers (500-504), which are included here.
  • Connection defaults (baud rate, parity, unit id) are not stated in the spreadsheet; the module's Modbus address is configurable (1-254) in the register named Modbus Address Configuration.
  • Registers marked reserved, internal or obsolete in the spreadsheet are left out. Multi-register values are big-endian (most significant register first), as the Description sheet states.
  • Coils repeat the digital inputs, outputs and some settings that also appear as bits of holding registers.
AreaAddressNameTypeAccessUnitScaleDescription
HR 0 bool bit 0 R
HR 0 bool bit 1 R
HR 0 bool bit 2 R
HR 0 bool bit 3 R
HR 0 bool bit 4 R
HR 0 bool bit 5 R
HR 0 bool bit 6 R
HR 0 bool bit 7 R
HR 0 bool bit 8 R
HR 0 bool bit 9 R
HR 0 bool bit 10 R
HR 0 bool bit 11 R
HR 0 bool bit 12 R
HR 0 bool bit 13 R
HR 0 bool bit 14 R
HR 0 bool bit 15 R
HR 1 bool bit 0 RW
HR 1 bool bit 1 RW
HR 1 bool bit 2 RW
HR 1 bool bit 3 RW
HR 1 bool bit 4 RW
HR 1 bool bit 5 RW
HR 1 bool bit 6 RW
HR 1 bool bit 7 RW
HR 2 bool bit 0 RW
HR 2 bool bit 1 RW
HR 3 uint32 ABCD RW
HR 5 uint32 ABCD RW
HR 7 uint32 ABCD RW
HR 9 uint32 ABCD RW
HR 11 uint32 ABCD RW
HR 13 uint32 ABCD RW
HR 15 uint32 ABCD RW
HR 17 uint32 ABCD RW
HR 19 uint32 ABCD RW
HR 21 uint32 ABCD RW
HR 23 uint32 ABCD RW
HR 25 uint32 ABCD RW
HR 27 uint32 ABCD RW
HR 29 uint32 ABCD RW
HR 31 uint32 ABCD RW
HR 33 uint32 ABCD RW
HR 39 bool bit 0 RW
HR 39 bool bit 1 RW
HR 39 bool bit 2 RW
HR 39 bool bit 3 RW
HR 40 bool bit 0 RW
HR 40 bool bit 1 RW
HR 40 bool bit 2 RW
HR 40 bool bit 3 RW
HR 40 bool bit 4 RW
HR 40 bool bit 5 RW
HR 40 bool bit 6 RW
HR 40 bool bit 7 RW
HR 41 bool bit 0 RW
HR 41 bool bit 1 RW
HR 41 bool bit 2 RW
HR 41 bool bit 3 RW
HR 41 bool bit 4 RW
HR 41 bool bit 5 RW
HR 41 bool bit 6 RW
HR 41 bool bit 7 RW
HR 500 uint16 RW
HR 501 uint16 RW
HR 502 uint16 RW
HR 503 uint16 RW
HR 504 uint16 RW
HR 1000 uint16 R
HR 1001 uint16 bits 0–7 R
HR 1001 uint16 bits 8–15 R
HR 1002 uint16 bits 0–3 R
HR 1002 uint16 bits 4–7 R
HR 1002 uint16 bits 8–15 R
HR 1003 uint16 R
HR 1004 uint16 R
HR 1005 uint32 ABCD R
HR 1007 bool bit 0 RW
HR 1007 bool bit 1 RW
HR 1007 bool bit 2 RW
HR 1007 bool bit 3 RW
HR 1008 uint16 RW ms
HR 1009 uint16 R
HR 1010 uint16 RW µs ×100
HR 1011 uint16 RW µs ×100
HR 1012 uint16 RW µs ×100
HR 1013 uint16 RW µs ×100
HR 1014 uint16 RW µs ×100
HR 1015 uint16 RW µs ×100
HR 1016 uint16 RW µs ×100
HR 1017 uint16 RW µs ×100
HR 1018 uint16 RW µs ×100
HR 1019 uint16 RW µs ×100
HR 1020 uint16 RW µs ×100
HR 1021 uint16 RW µs ×100
HR 1022 uint16 RW µs ×100
HR 1023 uint16 RW µs ×100
HR 1024 uint16 RW µs ×100
HR 1025 uint16 RW µs ×100
HR 1026 bool bit 0 RW
HR 1026 bool bit 1 RW

Help improve this map

Esc